## FEATURES

- Dual channel switches, configurable for high-side, low-side and push-pull operation
- Switches are current limited
- Push-pull operation with tristate function
- Output current of up to 100 mA per channel
- Parallel connection of both channels possible
- Channel 1 can be inverted (antivalent output)
- Wide supply voltage range of 9 to 30 V
- Sensor parameterisation via a feedback channel (up to 30 V )
- Switching converters and regulators for 3.3/5 V voltage generation
- Error detection with hysteresis with excessive temperature, overload and low voltage
- Driver shutdown in the event of error
- Error messaging via two open-collector outputs


## APPLICATIONS

- Sensor interface for light barriers and proximity switches, for example


## PACKAGES



QFN24 $4 \mathrm{~mm} \times 4 \mathrm{~mm}$

## BLOCK DIAGRAM



## DESCRIPTION

iC-DI is a monolithic interface iC with two independent switching channels which enables digital sensors to drive peripheral elements, such as programmable logic controllers (PLC) and relays, for example.

The switches can be operated as push-pull, highside or low-side switches using inputs QCFG1 and QCFG2 (open, high and low) and are enabled or disabled via input OEN. They are designed to cope with high driver currents of $100 \mathrm{~mA}(\mathrm{RSET}=8.2 \mathrm{k} \Omega)$, are current limited and also short-circuit-proof in that they shut down should excessive temperature or an overload occur. The output current limit can be set via an external resistor at ISET.

The protective overload feature is included here as an integrator so that capacitive loads with low repeat rates can be switched without the protective circuitry cutting in. In the event of excessive temperature an error message is generated immediately.

Errors are signalled by two open-collector outputs: NOVL (for excessive temperature and overloads) and

NUVD (for low voltage at VBR or voltages VCC and VCC3, generated internally). The output switches are shut down with all types of error.

To avoid errors occurring when the device is switched on the outputs remain at high impedance for ca. 50 ms after the low voltage threshold has been exceeded.

Sensor interface iC-DI has an integrated switching converter which generates voltages VCC ( 5 V ) and VCC3 (3.3 V) with the aid of two back-end seriesregulators. If only a low current is required inductor LVH may be omitted; the series regulators are then powered directly by VBR.

Input INV1 permits the input signal at channel 1 (IN1) to be inverted.

The connected sensor can be parameterised using the feedback channel with a high volt input (CFI $\rightarrow$ CFO).

Rev C2, Page 3/15
PACKAGES QFN24 4 mm x 4 mm to JEDEC Standard

## PIN CONFIGURATION QFN24 4 mm x 4 mm



PIN FUNCTIONS
No. Name Function
1 ISET Reference Current for current limitation of driver outputs
2 INV1 Inverting Input Channel 1
3 IN1 Input Channel 1

PIN FUNCTIONS
No. Name Function
4 QCFG1 Configuration Input Channel 1
5 QCFG2 Configuration Input Channel 2
6 IN2 Input Channel 2
7 OEN Output Enable Input
8 NOVL Overload Error Output
9 NUVD Undervoltage Error Output
10 CFO Output Feedback Channel 11 CFP Configuration Input Feedback Channel 12 CFI Input Feedback Channel
13 QP2 Output High Side Switch Channel 2
14 QN2 Output Low Side Switch Channel 2
15 VN Reference Voltage Low Side Switch
16 QN1 Output Low Side Switch Channel 1
17 QP1 Output High Side Switch Channel 1
18 VBO Reference Voltage High Side Switch
19 VBR Power Supply switching converter and linear regulators
20 VHL Inductor Switching Converter
21 VH Input Linear Regulators
22 VCC 5 V Sensor Supply
23 VCC3 3.3 V Sensor Supply
24 GND Ground

Pins GND and VN must not be externally connected, otherwise with reverse bias intolerably high current may flow!
The Thermal Pad is to be connected to a Ground Plane (VN) on the PCB.
Only pin 1 marking on top or bottom defines the package orientation (iC-DI label and coding is subject to change).

## ABSOLUTE MAXIMUM RATINGS

Beyond these values damage may occur; device operation is not guaranteed. Absolute Maximum Ratings are no Operating Conditions. Integrated circuits with system interfaces, e.g. via cable accessible pins (I/O pins, line drivers) are per principle endangered by injected interferences, which may compromise the function or durability. The robustness of the devices has to be verified by the user during system development with regards to applying standards and ensured where necessary by additional protective circuitry. By the manufacturer suggested protective circuitry is for information only and given without responsibility and has to be verified within the actual system with respect to actual interferences.

| Item No. | Symbol | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G001 | VBO | Power Supply at VBO | Referenced to lowest voltage of VN, VBR, QP1, QN1, QP2, QN2, CFI, VH, VHL <br> Referenced to highest voltage of VN, VBR, QP1, QN1, QP2, QN2, CFI, VH, VHL | -36 | 36 | V V |
| G002 | I(VBO) | Current in VBO |  | -10 | 600 | mA |
| G003 | VBR | Power Supply at VBR | Referenced to lowest voltage of VN, VBO, QP1, QN1, QP2, QN2, CFI, VH, VHL <br> Referenced to highest voltage of VN, VBO, QP1, QN1, QP2, QN2, CFI, VH, VHL | -36 | 36 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| G004 | I(VBR) | Current in VBR |  | -10 | 600 | mA |
| G005 | $\mathrm{V}(\mathrm{VH})$ | Voltage at VH | Referenced to lowest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VHL Referenced to highest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VHL | -36 | 36 | $\mathrm{V}$ V |
| G006 | I(VH) | Current in VH |  | -5 | 70 | mA |
| G007 | V (VHL) | Voltage at VHL | Referenced to lowest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VH Referenced to highest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VH | -36 | 36 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| G008 | I(VHL) | Current in VHL |  | -150 | 5 | mA |
| G009 | V (VN) | Voltage at GND vs. VN | $\begin{aligned} & \mathrm{VN}<\mathrm{VBO} \\ & \mathrm{VN}>\mathrm{VBO} \text { (reverse bias) } \end{aligned}$ | $\begin{gathered} -1 \\ -27 \end{gathered}$ | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| G010 | I(VN) | Current in VN | $\begin{aligned} & \mathrm{VN}<\mathrm{VBO} \\ & \mathrm{VN}>\mathrm{VBO} \text { (reverse bias) } \end{aligned}$ | $\begin{gathered} -500 \\ -10 \end{gathered}$ | $\begin{gathered} 500 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| G011 | I(GND) | Current in GND |  | -300 | 300 | mA |
| G012 | V() | Voltage at VCC, VCC3 |  | -0.3 | 7 | V |
| G013 | 1() | Current in VCC, VCC3 |  | -50 | 10 | mA |
| G014 | V() | Voltage at QP1, QN1, QP2, QN2 | Referenced to lowest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VH, VHL Referenced to highest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VH, VHL; <br> $\mathrm{VN}<\mathrm{VBO}, \mathrm{VBO}<29 \mathrm{~V}$ <br> $\mathrm{VN}<\mathrm{VBO}, \mathrm{VBO}>29 \mathrm{~V}$ <br> VN > VBO (reverse bias) | $\begin{gathered} -7 \\ -36 \\ -36 \end{gathered}$ | 36 | V |
| G015 | I() | Current in QP1, QP2 |  | -400 |  | mA |
| G016 | I() | Current in QN1, QN2 |  |  | 400 | mA |
| G017 | V (CFI) | Voltage at CFI | Referenced to lowest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VH, VHL Referenced to highest voltage of VN, VBO, VBR, QP1, QN1, QP2, QN2, CFI, VH, VHL | -36 | 36 | V V |
| G018 | I(CFI) | Current in CFI |  | -4 | 4 | mA |
| G019 | V() | Voltage at INV1, QCFG1, QCFG2, IN1, IN2, OEN, CFP |  | -0.3 | 7 | V |
| G020 | I() | Current in INV1, QCFG1, QCFG2, IN1, IN2, OEN, CFP |  | -4 | 4 | mA |
| G021 | V() | Voltage at NOVL, NUVD, CFO |  | -0.3 | 7 | V |
| G022 | 1() | Current in NOVL, NUVD, CFO |  | -5 | 20 | mA |
| G023 | V(ISET) | Voltage at ISET |  | -0.3 | 7 | V |
| G024 | I(ISET) | Current in ISET |  | -4 | 4 | mA |
| G025 | Vd() | ESD Susceptibility at all pins | HBM, 100 pF discharged through $1.5 \mathrm{k} \Omega$ |  | 0.6 | kV |
| G026 | Tj | Operating Junction Temperature |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |

All voltages are referenced to ground unless otherwise stated.
All currents into the device pins are positive; all currents out of the device pins are negative.

Rev C2, Page 5/15

## ABSOLUTE MAXIMUM RATINGS (cont'd)

| Item <br> No. | Symbol | Parameter | Conditions | Min. | Max. |
| :--- | :--- | :--- | :--- | :---: | :---: |
| G027 | Ts | Storage Temperature Range |  | -40 | 150 |

## THERMAL DATA

Operating Conditions:
VBO $=9 \ldots 30 \mathrm{~V}, \mathrm{VBR}=9 \ldots 30 \mathrm{~V}$ (both referenced to VN ), $\mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}, \mathrm{RSET}=8.2 \mathrm{k} \Omega \pm 1 \%$, unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T01 | Ta | Operating Ambient Temperature Range (extended range on request) |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| T02 | Rthja | Thermal Resistance Chip/Ambient | Surface mounted, thermal pad soldered to ca. $2 \mathrm{~cm}^{2}$ heat sink |  | 30 | 40 | K/W |

DUAL SENSOR INTERFACE

Rev C2, Page 6/15

## ELECTRICAL CHARACTERISTICS

Operating Conditions:
$\mathrm{VBO}=9 \ldots 30 \mathrm{~V}, \mathrm{VBR}=9 \ldots 30 \mathrm{~V}$ (both referenced to VN ), $\mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}$, RSET $=8.2 \mathrm{k} \Omega \pm 1 \%$, unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Device |  |  |  |  |  |  |  |
| 001 | VBO | Permissible Supply Voltage | Referenced to VN | 9 | 24 | 30 | V |
| 002 | I(VBO) | Supply Current in VBO | No load, l(QP1) = I(QP2) = 0, HSx switched on |  |  | 0.3 | mA |
| 003 | VBR | Permissible Supply Voltage |  | 9 | 24 | 30 | V |
| 004 | I(VBR) | Supply Current in VBR | VH connected to VBR, no load, $\mathrm{I}(\mathrm{VCC})=\mathrm{I}(\mathrm{VCC} 3)=0, \mathrm{~V}($ OEN $)=\mathrm{hi}$ |  |  | 6 | mA |
| 005 | Vc() hi | Clamp Voltage hi at VBO, VBR vs. VN | I()$=10 \mathrm{~mA}$ | 36 |  |  | V |
| 006 | Vc() lo | Clamp Voltage lo at VBO, VBR vs. VN | l()$=-10 \mathrm{~mA}$ |  |  | -36 | V |
| 007 | Vc() hi | Clamp Voltage hi at QN1, QN2 vs. VN | I()$=1 \mathrm{~mA}, \mathrm{VBO}$ and VBR $>\mathrm{VN}$ | 36 |  | 39 | V |
| 008 | Vc() lo | Clamp Voltage lo at QP1, QP2 vs. VN | I()$=-1 \mathrm{~mA}, \mathrm{VBO}$ and VBR $>$ VN | -9 |  | -6 | V |
| 009 | $\mathrm{Vc}(\mathrm{CFI}) \mathrm{hi}$ | Clamp Voltage hi at CFI vs. VN | I()$=1 \mathrm{~mA}$ | 36 |  |  | V |
| 010 | Vc (CFI)lo | Clamp Voltage lo at CFI vs. VN | $l()=-1 \mathrm{~mA}$ |  |  | -36 | V |
| 011 | $\mathrm{Vc}(\mathrm{VN}) \mathrm{hi}$ | Clamp Voltage hi at VN vs. lowest voltage of QP1, QN1, QP2, QN1, CFI | I()$=1 \mathrm{~mA}$ | 36 |  |  | V |
| 012 | Vc() hi | Clamp Voltage hi at VH, VHL | I()$=1 \mathrm{~mA}$ | 36 |  |  | V |
| 013 | Vc() lo | Clamp Voltage lo at VH, VHL | l()$=-1 \mathrm{~mA}$ |  |  | -36 | V |
| 014 | Vc() hi | Clamp Voltage hi at VCC, VCC3, ISET, INV1, IN1, IN2, QCFG1, QCFG2, OEN, CFO, CFP, NOVL, NUVD | I()$=1 \mathrm{~mA}$ | 7 |  |  | V |
| 015 | Vc() lo | Clamp Voltage lo at VCC, VCC3, ISET, INV1, IN1, IN2, QCFG1, QCFG2, OEN, CFO, CFP, NOVL, NUVD | l()$=-1 \mathrm{~mA}$ |  |  | -0.5 | V |
| 016 | tpio | Propagation Delay IN1 $\rightarrow$ QP1, QN1 IN2 $\rightarrow$ QP2, QN2 |  | 2.4 |  | 11 | $\mu \mathrm{s}$ |
| 017 | R(GND)off | Resistance of GND switch | VBO < VN (reverse bias) | 10 |  |  | k $\Omega$ |
| 018 | R(GND)on | Resistance of GND switch | $\mathrm{VBO}>\mathrm{VN} ; \mathrm{V}(\mathrm{GND})<\mathrm{VN}+0.6 \mathrm{~V}$ |  |  | 20 | $\Omega$ |
| Low-Side Switch QN1, QN2; V(QCFG1) = V(QCFG2) $=0 \mathrm{~V}$ |  |  |  |  |  |  |  |
| 101 | Vs()lo | Saturation Voltage lo at QN1, QN2 vs. VN | $\begin{aligned} & \mathrm{RSET}=5.1 \mathrm{k} \Omega ; \\ & \mathrm{I}()=100 \mathrm{~mA} \\ & \mathrm{I}()=50 \mathrm{~mA} \\ & \mathrm{I}()=10 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{gathered} 1.5 \\ 1 \\ 0.3 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| 102 | Isc()lo | Short-Circuit Current lo in QN1, QN2 | $\mathrm{RSET}=8.2 \mathrm{k} \Omega, \mathrm{V}()=1.4 \mathrm{~V} . . . \mathrm{VBO}$ | 100 | 125 | 160 | mA |
| 103 | Vol()on | Overload Detection Threshold on | QN1, QN2 lo $\rightarrow$ hi; referenced to GND | 1.55 |  | 2.1 | V |
| 104 | Vol()off | Overload Detection Threshold off | QN1, QN2 hi $\rightarrow$ lo; referenced to GND | 1.5 |  | 1.8 | V |
| 105 | Vol()hys | Overload Detection Threshold Hysteresis | Vol()hys = Vol()on - Vol()off | 0.1 |  |  | V |
| 106 | IIk() | Leakage Current at QN1, QN2 | $\begin{aligned} & \mathrm{OEN}=\mathrm{lo} ; \\ & \mathrm{V}(\mathrm{QN} 1, \mathrm{QN} 2)=\mathrm{VBO} \ldots \mathrm{VBO}+6 \mathrm{~V} \\ & \mathrm{~V}(\mathrm{QN1} 1, \mathrm{QN} 2)=0 \ldots \mathrm{VBO} \\ & \mathrm{~V}(\mathrm{QN1}, \mathrm{QN} 2)=-6 \ldots 0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0 \\ 0 \\ -500 \\ \hline \end{gathered}$ |  | $\begin{gathered} 50 \\ 50 \\ 0 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| 107 | SR() | Slew Rate (switch off $\rightarrow$ on) | $\mathrm{VBO}=30 \mathrm{~V}, \mathrm{Cl}=2.2 \mathrm{nF}$ |  |  | 45 | $\mathrm{V} / \mu \mathrm{s}$ |
| 108 | $\operatorname{Imax}()$ | Maximum Current in QN1, QN2 | $\mathrm{V}(\mathrm{ISET})=0 \mathrm{~V}, \mathrm{QNx}>3 \mathrm{~V}$ | 195 | 300 | 450 | mA |
| 109 | $\operatorname{Ir}()$ | Reverse Current in QN1, QN2 | QNx activated; $\mathrm{V}(\mathrm{QNx})=-6 \mathrm{~V}$ | -10 |  |  | mA |

DUAL SENSOR INTERFACE

Rev C2, Page 7/15

## ELECTRICAL CHARACTERISTICS

Operating Conditions:
$\mathrm{VBO}=9 \ldots 30 \mathrm{~V}, \mathrm{VBR}=9 \ldots 30 \mathrm{~V}$ (both referenced to VN ) $\mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}$, RSET $=8.2 \mathrm{k} \Omega \pm 1 \%$, unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Side Switch QP1, QP2; V(QCFG1) $=$ V(QCFG2) $=5 \mathrm{~V}$ |  |  |  |  |  |  |  |
| 201 | Vs()hi | Saturation Voltage hi vs. VBO | $\begin{aligned} & \text { RSET }=5.1 \mathrm{k} \Omega ; \\ & \mathrm{l} \text {; }=-100 \mathrm{~mA} \\ & (1)=-50 \mathrm{~mA} \\ & 1()=-10 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & -1.2 \\ & -0.7 \\ & -0.3 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| 202 | Isc() hi | Short-Circuit Current hi | RSET $=8.2 \mathrm{k} \Omega, \mathrm{V}()=0 . . . \mathrm{VBO}-1.5 \mathrm{~V}$ | -160 | -125 | -100 | mA |
| 203 | $\mathrm{Vol}($ ()n | Overload Detection Threshold on | QP1, QP2 hi $\rightarrow$ lo; referenced to VBO | -2.1 |  | -1.5 | V |
| 204 | Vol()off | Overload Detection Threshold off | QP1, QP2 lo $\rightarrow$ hi; referenced to VBO | -1.8 |  | -1.4 | V |
| 205 | Vol()hys | Overload Detection Threshold Hysteresis | Vol()hys = Vol()off - Vol()on | 0.1 |  |  | V |
| 206 | IIk() | Leakage Current at QP1, QP2 | $\begin{aligned} & \mathrm{OEN}=\mathrm{lo} ; \\ & \mathrm{V}(\mathrm{QP} 1, \mathrm{QP2} 2)=-6 \ldots \mathrm{~V} \\ & \mathrm{~V}(\mathrm{QP1} 1, \mathrm{QP} 2)=0 \mathrm{~V} \ldots \mathrm{VBO} \\ & \mathrm{~V}(\mathrm{QP1} 1, \mathrm{QP} 2)>\mathrm{VBO} \ldots \mathrm{VBO}+6 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -500 \\ -40 \\ 0 \end{gathered}$ |  | $\begin{gathered} 0 \\ 0 \\ 500 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| 207 | SR() | Slew Rate (switch off $\rightarrow$ on) | $\mathrm{VBO}=30 \mathrm{~V}, \mathrm{Cl}=2.2 \mathrm{nF}$ |  |  | 40 | V/us |
| 208 | Imax() | Maximum Current in QP1, QP2 | $\mathrm{V}(\mathrm{ISET})=0 \mathrm{~V}, \mathrm{VBO}-\mathrm{QPx}>4 \mathrm{~V}$ | -630 | -450 | -350 | mA |
| 209 | Ir() | Reverse Current in QP1, QP2 | QPx activated; $\mathrm{V}(\mathrm{QPx})=\mathrm{VBO} . . . \mathrm{VBO}+6 \mathrm{~V}$ |  |  | 1 | mA |
| Short-Circuit/Overload Monitor |  |  |  |  |  |  |  |
| 301 | toldly | Time to Overload Message (NOVL $1 \rightarrow 0$, switch tri-state) | Permanent overload (see Fig. 1) | 126 | 180 | 280 | $\mu \mathrm{s}$ |
| 302 | tolcl | Time to Overload Message Reset (NOVL $0 \rightarrow 1$, switch active) | No overload (see Fig. 2) | 35 | 50 | 80 | ms |
| VBR Voltage Monitor |  |  |  |  |  |  |  |
| 401 | VBRon | Turn-On Threshold VBR | Referenced to GND | 8 |  | 9 | V |
| 402 | VBRoff | Turn-Off Threshold VBR | Decreasing voltage VBR | 7.3 |  | 8.5 | V |
| 403 | VBRhys | Hysteresis | VBRhys = VBRon - VBRoff | 200 | 500 |  | mV |
| 404 | tuvdly | Time to Undervoltage Message (NUVD $1 \rightarrow 0$, switch tri-state) | Permanent undervoltage at VBR, VCC or VCC3 | 15 |  | 100 | $\mu \mathrm{s}$ |
| 405 | tuvcl | Time to Undervoltage Message Reset (NUVD $0 \rightarrow 1$, switch active) | No undervoltage at VBR, VCC and VCC3 (see Fig. 1) | 35 | 50 | 80 | ms |
| Temperature Monitor |  |  |  |  |  |  |  |
| 501 | Toff | Overtemperature Shutdown (NOVL $1 \rightarrow 0$, switch tri-state) | Increasing temperature Tj | 130 |  | 155 | ${ }^{\circ} \mathrm{C}$ |
| 502 | ton | Overtemperature Shutdown Reset Delay (NOVL $0 \rightarrow 1$, switch active) | Temperature Tj < Toff | 35 | 50 | 80 | ms |
| Inputs IN1, IN2, INV1, QCFG1, QCFG2, OEN |  |  |  |  |  |  |  |
| 601 | $\mathrm{Vt}($ hi | Input Threshold Voltage hi at IN1, IN2, INV1, OEN |  |  |  | 2 | V |
| 602 | Vt() lo | Input Threshold Voltage lo at IN1, IN2, INV1, OEN |  | 0.8 |  |  | V |
| 603 | Vt()hys | Hysteresis at IN1, IN2, INV1, OEN | Vt()hys $=\mathrm{Vt}($ ) hi $-\mathrm{Vt}($ ) lo | 300 | 500 |  | mV |
| 604 | lpd() | Pull-Down Current at IN1, IN2, INV1 | $\begin{aligned} & \mathrm{V}()=0.4 \mathrm{~V} . . \mathrm{Vt}() \mathrm{lo} \\ & \mathrm{~V}()>\mathrm{Vt}() \mathrm{hi} \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ |  | $\begin{gathered} 168 \\ 40 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| 605 | $1 \mathrm{ld}(\mathrm{OEN})$ | Pull-Down Current at OEN | $\mathrm{V}(\mathrm{OEN})>0.4 \mathrm{~V}$ | 1 |  | 6 | $\mu \mathrm{A}$ |
| 606 | Vahi() | Input Threshold hi at QCFG1, QCFG2 ( V() ) Va() $\mathrm{hi} \Rightarrow$ QN1, QN2 tri-state) | Referenced to VCC3 (see Fig. 3) | 52 | 64 | 69 | \% |
| 607 | Vahi()hys | Hysteresis hi at QCFG1, QCFG2 $(\mathrm{V}()<\operatorname{Vahi}()-\operatorname{Vahi}()$ hys $\Rightarrow \mathrm{QN} 1$, QN2 active) | Referenced to VCC3 (see Fig. 3) | 3 |  | 7 | \% |

## ELECTRICAL CHARACTERISTICS

Operating Conditions:
$\mathrm{VBO}=9 \ldots 30 \mathrm{~V}, \mathrm{VBR}=9 \ldots 30 \mathrm{~V}$ (both referenced to VN ), $\mathrm{Tj}=-40 \ldots . .125^{\circ} \mathrm{C}$, RSET $=8.2 \mathrm{k} \Omega \pm 1 \%$, unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 608 | Valo() | Input Threshold lo at QCFG1, QCFG2 $(\mathrm{V}()<\mathrm{Va}() \mathrm{lo} \Rightarrow$ QP1, QP2 tri-state) | Referenced to VCC3 (see Fig. 3) | 24 | 29 | 34 | \% |
| 609 | Valo()hys | Hysteresis lo at QCFG1, QCFG2 (V() > Valo() + Valo()hys $\Rightarrow$ QN1, QN2 active) | Referenced to VCC3 (see Fig. 3) | 3 |  | 7 | \% |
| 610 | Vpp() | Open Circuit Voltage at QCFG1, QCFG2 | Referenced to VCC3 | 42 | 46.5 | 51 | \% |
| 611 | Ri() | Internal Resistance at QCFG1, QCFG2 |  | 40 | 85 | 190 | k $\Omega$ |
| 612 | tsup | Permissible Spurious Pulse Width at IN1, IN2, INV1, OEN | No activity triggered |  |  | 2.2 | $\mu \mathrm{s}$ |
| 613 | ttrig | Required Pulse Width at IN1, IN2, INV1, OEN | Activity triggered | 7 |  |  | $\mu \mathrm{S}$ |
| 614 | tsup | Permissible Spurious Pulse Width at QCFG1, QCFG2 | No activity triggered |  |  | 4.5 | $\mu \mathrm{s}$ |
| 615 | ttrig | Required Pulse Width at QCFG1, QCFG2 | Activity triggered | 14 |  |  | $\mu \mathrm{s}$ |
| Error Output NOVL, NUVD |  |  |  |  |  |  |  |
| 701 | Vs() lo | Saturation Voltage lo | I()$=1.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| 702 | Isc()lo | Short Circuit Current lo | V()$=0.4 \mathrm{~V}$...VCC | 1.2 |  | 25 | mA |
| 703 | Ilk() | Leakage Current | V()$=0 \mathrm{~V}$...VCC, no error | -10 |  | 10 | $\mu \mathrm{A}$ |
| Feedback Channel CFI to CFO |  |  |  |  |  |  |  |
| 801 | Vt1(CFI)hi | Input Threshold 1 hi at CFI | $\mathrm{VBR}<18 \mathrm{~V}$ | 59 | 66 | 74 | \%VBR |
| 802 | Vt1 (CFI)lo | Input Threshold 1 lo at CFI | $\mathrm{VBR}<18 \mathrm{~V}$ | 44 | 50 | 56 | \%VBR |
| 803 | Vt2(CFI)hi | Input Threshold 2 hi at CFI | $\mathrm{VBR}>18 \mathrm{~V}$ | 10.5 | 11.3 | 12 | V |
| 804 | Vt2(CFI)lo | Input Threshold 2 lo at CFI | $\mathrm{VBR}>18 \mathrm{~V}$ | 8 | 9 | 10.5 | V |
| 805 | Vt()hys | Hysteresis at CFI | $\mathrm{Vt}(\mathrm{CFI})$ hys $=\mathrm{Vt}(\mathrm{CFI}) \mathrm{hi}-\mathrm{Vt}(\mathrm{CFI}) \mathrm{lo}$ | 1 |  |  | V |
| 806 | Ipu(CFI) | Pull-Up Current at CFI | $\begin{aligned} & \text { CFP }=\text { hi, } \mathrm{V}(\mathrm{CFI})=0 \ldots \mathrm{VBR}-3 \mathrm{~V}, \\ & \mathrm{~V}(\mathrm{CFI})>\mathrm{Vt}(\mathrm{CFI}) \mathrm{lo} \end{aligned}$ | -300 |  | -40 | $\mu \mathrm{A}$ |
| 807 | $\operatorname{lpd}(\mathrm{CFI})$ | Pull-Down Current at CFI | $\begin{aligned} & \text { CFP = Io, V(CFI) }=3 \mathrm{~V} . . . \mathrm{VBR}, \\ & \mathrm{~V}(\mathrm{CFI})<\mathrm{Vt}(\mathrm{CFI}) \mathrm{lo} \end{aligned}$ | 40 |  | 300 | $\mu \mathrm{A}$ |
| 808 | tpcf | Propagation Delay CFI $\rightarrow$ CFO | V (CFO) $=10 \leftrightarrow 90 \% \mathrm{VCC}$ | 2.4 |  | 11 | $\mu \mathrm{s}$ |
| 809 | Vs()lo | Saturation Voltage lo at CFO | I (CFO) $=1.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| 810 | Isc()lo | Short Circuit Current lo in CFO | $\mathrm{V}(\mathrm{CFO})=0.4 \mathrm{~V} . . . \mathrm{VCC}$ | 1.2 |  | 25 | mA |
| 811 | Ilk() | Leakage Current at CFO | $\mathrm{V}(\mathrm{CFO})=0 \mathrm{~V}$...VCC, CFO inaktive | -10 |  | 10 | $\mu \mathrm{A}$ |
| 812 | Vt() hi | Input Threshold Voltage hi at CFP |  |  |  | 2 | V |
| 813 | Vt()lo | Input Threshold Voltage lo at CFP |  | 0.8 |  |  | V |
| 814 | Vt()hys | Hysteresis at CFP | Vt(CFP)hys = Vt(CFP) hi - Vt(CFP)lo | 300 | 500 |  | mV |
| 815 | Ipd(CFP) | Pull-Down Current at CFP | $\begin{aligned} & \mathrm{V}(\mathrm{CFP})=0.4 \mathrm{~V} . . \mathrm{Vt}(\mathrm{CFP}) \mathrm{lo} \\ & \mathrm{~V}(\mathrm{CFP})>\mathrm{Vt}(\mathrm{CFP}) \mathrm{hi} \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ |  | $\begin{gathered} 168 \\ 40 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| 816 | tsup | Permissible Spurious Pulse Width at CFI | No activity triggered |  |  | 2.2 | $\mu \mathrm{s}$ |
| 817 | ttrig | Required Pulse Width at CFI | Activity triggered | 7 |  |  | $\mu \mathrm{s}$ |
| 818 | tsup | Permissible Spurious Pulse Width at CFP | No activity triggered |  |  | 4.5 | $\mu \mathrm{S}$ |
| 819 | ttrig | Required Pulse Width at CFP | Activity triggered | 14 |  |  | $\mu \mathrm{s}$ |
| 820 | $\begin{aligned} & \text { Ipd(CFI)+ } \\ & \text { llk(QPx) } \\ & \hline \end{aligned}$ | Pull-Down Current at CFI plus leakage current at QPx | $\mathrm{CFP}=\mathrm{lo}, \mathrm{V}(\mathrm{CFI})=3 \mathrm{~V} . . . \mathrm{VBR}, \mathrm{OEN}=\mathrm{lo}$ | 20 |  |  | $\mu \mathrm{A}$ |
| Switching Regulator VHL, VH |  |  |  |  |  |  |  |
| 901 | VHn | Nominal Voltage at VH | $\begin{aligned} & \mathrm{LVH}=22 \mu \mathrm{H}, \mathrm{Ri}(\mathrm{LVH})<1.1 \Omega, \mathrm{CVH}=1 \mu \mathrm{~F} ; \\ & \mathrm{l}(\mathrm{VH})=0 \ldots .50 \mathrm{~mA} \end{aligned}$ | 6.4 |  | 7.7 | V |

DUAL SENSOR INTERFACE

Rev C2, Page 9/15

## ELECTRICAL CHARACTERISTICS

Operating Conditions:
$\mathrm{VBO}=9 \ldots 30 \mathrm{~V}, \mathrm{VBR}=9 \ldots 30 \mathrm{~V}$ (both referenced to VN ), $\mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}$, RSET $=8.2 \mathrm{k} \Omega \pm 1 \%$, unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 902 | $\mathrm{la}(\mathrm{VHL})$ | max. DC Cut-Off Current from VHL |  | -200 |  |  | mA |
| 903 | $\mathrm{Va}(\mathrm{VH})$ | Cut-Off Voltage at VH | $\mathrm{Va}(\mathrm{VH})>\mathrm{VHn}$ | 6.5 | 7.3 | 7.7 | V |
| 904 | $\mathrm{Va}($ )hys | Hysteresis at VH |  | 10 | 25 | 150 | mV |
| 905 | Vs(VHL) | Saturation Voltage at VHL vs. VBR | $\begin{aligned} & \mathrm{l}(\mathrm{VHL})=-50 \mathrm{~mA} \\ & \mathrm{l}(\mathrm{VHL})=-150 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 1.1 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| 906 | Vf(VHL) | Forward Voltage of Fly-Back Diode | $\begin{aligned} & \mathrm{Vf}()=\mathrm{V}(\mathrm{GND})-\mathrm{V}(\mathrm{VHL}) ; \\ & \mathrm{l}(\mathrm{VHL})=-50 \mathrm{~mA} \\ & \mathrm{l}(\mathrm{VHL})=-150 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.9 \end{aligned}$ | v |
| 907 | Ilk(VHL) | Leakage Current at VHL | $\mathrm{VHL}=\mathrm{lo}, \mathrm{V}(\mathrm{VHL})=\mathrm{V}(\mathrm{VH})$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| 908 | $\eta \mathrm{VH}$ | Efficiency of VH-switching regulator | $\begin{aligned} & (\mathrm{VH})=50 \mathrm{~mA}, \mathrm{Ri}(\mathrm{LVH})<1.1 \Omega, \\ & \mathrm{~V}(\mathrm{VBR})=12 \ldots 30 \mathrm{~V} \end{aligned}$ | 70 |  |  | \% |
| Series Regulator VCC |  |  |  |  |  |  |  |
| A01 | VCCn | Nominal Voltage at VCC | $1(\mathrm{VCC})=-50 \ldots 0 \mathrm{~mA}, \mathrm{VH}=\mathrm{VHn}$ | 4.75 | 5 | 5.25 | V |
| A02 | CVCC | Required Capacitor at VCC vs. GND |  | 150 |  |  | nF |
| A03 | RiCVCC | Maximum Permissible Internal Resisitance of capacitor at VCC |  |  |  | 1 | $\Omega$ |
| A04 | VCCon | VCC Monitor Threshold hi |  | 90 |  | 99 | \%VCCn |
| A05 | VCCoff | VCC Monitor Threshold lo | Decreasing Voltage at VCC | 83 |  | 95 | \%VCCn |
| A06 | VCChys | Hysteresis | VCChys = VCCon - VCCoff | 50 | 150 |  | mV |
| Series Regulator VCC3 |  |  |  |  |  |  |  |
| B01 | VCC3n | Nominal Voltage at VCC3 | I (VCC3) $=-50 \ldots \mathrm{~mA}, \mathrm{VH}=\mathrm{VHn}$ | 3.1 | 3.3 | 3.5 | V |
| B02 | CVCC3 | Required Capacitor at VCC3 vs. GND |  | 150 |  |  | nF |
| B03 | RiCVCC3 | Maximum Permissible Internal Resisitance of capacitor at VCC3 |  |  |  | 1 | $\Omega$ |
| B04 | VCC3on | VCC3 Monitor Threshold hi |  | 90 |  | 98 | $\begin{gathered} \% \\ \text { VCC3n } \end{gathered}$ |
| B05 | VCC3off | VCC3 Monitor Threshold lo | Decreasing Voltage at VCC3 | 83 |  | 95 | $\begin{gathered} \% \\ \text { VCC3n } \end{gathered}$ |
| B06 | VCC3hys | Hysteresis | VCC3hys = VCC3on - VCC3off | 50 | 150 |  | mV |
| Oscillator |  |  |  |  |  |  |  |
| C01 | fos | Oscillator Frequency | $\mathrm{Tj}=27^{\circ} \mathrm{C}$ | $\begin{aligned} & 1.2 \\ & 1.5 \end{aligned}$ | 2 | $\begin{gathered} 2.75 \\ 2.3 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Reference and Bias |  |  |  |  |  |  |  |
| D01 | V(ISET) | Voltage at ISET | $\mathrm{Tj}=27^{\circ} \mathrm{C}$ | 1.16 | 1.22 | 1.28 | V |
| D02 | l(ISET) | Current in ISET | $\mathrm{V}($ ISET $)=0 \mathrm{~V}, \mathrm{Tj}=27^{\circ} \mathrm{C}$ | -1.1 | -0.65 | -0.25 | mA |
| D03 | ribeg | Transmission Ratio for driver output current limitation | $\begin{aligned} & \operatorname{Imax}(\mathrm{QP} 1)=\operatorname{Imax}(\mathrm{QP} 2)=\operatorname{Imax}(\mathrm{QN} 1)= \\ & \operatorname{Imax}(\mathrm{QN} 2)=I(\mathrm{ISET}) * \mathrm{rlbeg}, \\ & \mathrm{RSET}=5.1 \ldots 20 \mathrm{k} \Omega \end{aligned}$ |  | 800 |  |  |

## DESCRIPTION OF FUNCTIONS

## Overload detection

To protect the device against excessive power dissipation due to high currents the switches are clocked if an overload occurs. If a short circuit is detected, i.e. if the voltage at the switch output overshoots or undershoots Overload Detection Threshold off (cf. Electrical Characteristics Nos. 104 and 204), the switches are shut down for a typical 50 ms (cf. Electrical Characteristics No. 302) and the current flow thus interrupted.


Figure 1: Permanent short circuit

The level of power dissipation is dependent on the current and the time during which this current flows. A current which fails to trigger the overload detection is not critical; high current can also be tolerated for a short period and with low repeat rates. This is particularly important when switching capacitive loads (charge/discharge currents).


Figure 2: Overload

So that this is possible a shared back-end integrator follows the switches for the purpose of overload detec-
tion. This integrator is an 8 -bit counter which is updated together with the oscillator clock. If an overload is detected on one channel the counter is raised by 1 ; an overload on both channels increases the counter value by 2. If no overload is apparent the counter is reduced by 1 every 10 clock pulses. Provided that the time during which excessive current flows does not exceed the value stipulated by Electrical Characteristics No. 301, a maximum duty cycle - without deactivation of the switches - of $1: 10$ results if one channel is overloaded; if both channels signal an overload this changes to $1: 5$. Only when these ratios are exceeded can the counter achieve its maximum value, this then generating an error message at NOVL and deactivating the switches.

## Configuring the switches

The various functions of the switches are determined by pins QCFG1 and QCFG2. A voltage at the QCFG pins which is lower than Va() lo deactivates the relevant high-side switches; with a voltage higher than Va() hi the relevant low-side switches are deactivated. Both high-side and low-side switches are activated in the open-circuit voltage range (pin open).


Figure 3: Levels at QCFG1/QCFG2 and switch activation

## Pull-up and pull-down currents

The pull-down currents at pins IN1, IN2, INV1 and CFP are two-stage with switching thresholds Vt()hi and Vt()lo (cf. Electrical Characteristics Nos. 604 and 815).

Rev C2, Page 11/15

## Function tables

| CHANNEL 1 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN1 | QCFG1 | INV | OEN | QN1 | QP1 |  |  |
| X | X | X | L | off | off |  |  |
| L | Z | L | H | on | off |  |  |
| H | Z | L | H | off | on |  |  |
| L | Z | H | H | off | on |  |  |
| H | Z | H | H | on | off |  |  |
| L | H | L | H | off | off |  |  |
| H | H | L | H | off | on |  |  |
| L | H | H | H | off | on |  |  |
| H | H | H | H | off | off |  |  |
| L | L | L | H | off | off |  |  |
| H | L | L | H | on | off |  |  |
| L | L | H | H | on | off |  |  |
| H | L | H | H | off | off |  |  |

Table 1: Function table Channel 1

| CHANNEL 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| IN2 | QCFG2 | OEN | QN2 | QP2 |
| X | X | L | off | off |
| L | Z | H | on | off |
| H | Z | H | off | on |
| L | H | H | off | off |
| H | H | H | off | on |
| L | L | H | off | off |
| H | L | H | on | off |

Table 2: Function table Channel 2

| FEEDBACK CHANNEL |  |  |
| :---: | :---: | :---: |
| CFI | CFP | CFO |
| H | H | Z |
| H | L | L |
| L | H | L |
| L | L | Z |

Table 3: Function table Feedback Channel

## APPLICATION NOTES

Figure 4 shows recommended protective circuitry against reverse bias and transients on the transmission line; suggested values as follows:

CQx: $22 n F$
CVB: $\quad 1 \mu \mathrm{~F}$
CVBO: 100 nF
DQx, DVBO: High speed diodes (eg. BAS16)

DVN: General purpose diode, high reverse voltage

RCFI: $\quad 50 \Omega$
RQxx: $\quad 5 \Omega$
RVB: $\quad>20 \Omega$
Pins GND and VN must not be externally connected, otherwise with reverse bias intolerably high current may flow!


Figure 4: Recommended external protective circuitry for differential push-pull operation

## DEMO BOARD

iC-DL comes with a demo board for test purposes. Figures 5 and 6 show both the schematic and the component side of the demo board.


Figure 5: Schematic of the demo board


Figure 6: Demo board (component side)

This specification is for a newly developed product. iC-Haus therefore reserves the right to change or update, without notice, any information contained herein, design and specification; and to discontinue or limit production or distribution of any product versions. Please contact iC-Haus to ascertain the current data. Copying - even as an excerpt - is only permitted with iC-Haus approval in writing and precise reference to source.
iC-Haus does not warrant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.
iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.
As a general rule our developments, IPs, principle circuitry and range of Integrated Circuits are suitable and specifically designed for appropriate use in technical applications, such as in devices, systems and any kind of technical equipment, in so far as they do not infringe existing patent rights. In principle the range of use is limitless in a technical sense and refers to the products listed in the inventory of goods compiled for the 2008 and following export trade statistics issued annually by the Bureau of Statistics in Wiesbaden, for example, or to any product in the product catalogue published for the 2007 and following exhibitions in Hanover (Hannover-Messe).
We understand suitable application of our published designs to be state-of-the-art technology which can no longer be classed as inventive under the stipulations of patent law. Our explicit application notes are to be treated only as mere examples of the many possible and extremely advantageous uses our products can be put to.

## ORDERING INFORMATION

| Type | Package | Order Designation |
| :--- | :--- | :--- |
| iC-DI | QFN24 $4 \times 4 \mathrm{~mm}^{2}$ <br> Evaluation Board | iC-DI QFN24 <br> iC-DI EVAL DI1D |

For technical support, information about prices and terms of delivery please contact:

| iC-Haus GmbH | Tel.: $+49(6135) 9292-0$ |
| :--- | :--- |
| Am Kuemmerling 18 | Fax: $+49(6135) 9292-192$ |
| D-55294 Bodenheim | Web: http://www.ichaus.com |
| GERMANY | E-Mail: sales@ichaus.com |

Appointed local distributors: http://www.ichaus.de/support_distributors.php

